The following publications are possibly variants of this publication:
- An 85MHz-BW 68.5dB-SNDR ASAR-assisted CT 4-0 MASH ΔΣ modulator with half-range dithering-based DAC calibration in 28nm CMOSHui Liu, Xinpeng Xing, Georges Gielen. cicc 2018: 1-4 [doi]
- A 0-dB STF-Peaking 85-MHz BW 74.4-dB SNDR CT ΔΣ ADC With Unary-Approximating DAC Calibration in 28-nm CMOSHui Liu 0019, Xinpeng Xing, Georges G. E. Gielen. jssc, 56(1):287-297, 2021. [doi]
- A Continuous-Time MASH 1-1-1 Delta-Sigma Modulator With FIR DAC and Encoder-Embedded Loop-Unrolling Quantizer in 40-nm CMOSQiyuan Liu, Alexander Edward, Dadian Zhou, José Silva-Martínez. tvlsi, 26(4):756-767, 2018. [doi]