Implementation of input data buffering and scheduling methodology for 8 parallel MDC FFT

Govinda Rao Locharla, K. Sudeendra Kumar, K. K. Mahapatra, Samit Ari. Implementation of input data buffering and scheduling methodology for 8 parallel MDC FFT. In 19th International Symposium on VLSI Design and Test, VDAT 2015, Ahmedabad, India, June 26-29, 2015. pages 1-6, IEEE, 2015. [doi]

Abstract

Abstract is missing.