Data Link Layer Processor for 100 Gbps Terahertz Wireless Communications in 28 nm CMOS Technology

Lukasz Lopacinski, Miroslav Marinkovic, Goran Panic, Mohamed Hussein Eissa, Alireza Hasani, Karthik KrishneGowda, Rolf Kraemer. Data Link Layer Processor for 100 Gbps Terahertz Wireless Communications in 28 nm CMOS Technology. IEEE Access, 7:44489-44502, 2019. [doi]

Authors

Lukasz Lopacinski

This author has not been identified. Look up 'Lukasz Lopacinski' in Google

Miroslav Marinkovic

This author has not been identified. Look up 'Miroslav Marinkovic' in Google

Goran Panic

This author has not been identified. Look up 'Goran Panic' in Google

Mohamed Hussein Eissa

This author has not been identified. Look up 'Mohamed Hussein Eissa' in Google

Alireza Hasani

This author has not been identified. Look up 'Alireza Hasani' in Google

Karthik KrishneGowda

This author has not been identified. Look up 'Karthik KrishneGowda' in Google

Rolf Kraemer

This author has not been identified. Look up 'Rolf Kraemer' in Google