PLL Real Number Modeling in SystemVerilog - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Mina Louis, Mohamed Dessouky, Ashraf Salem. PLL Real Number Modeling in SystemVerilog. In 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, SMACD 2019, Lausanne, Switzerland, July 15-18, 2019. pages 257-260, IEEE, 2019. [doi]

This author has not been identified. Look up 'Mina Louis' in GoogleThis author has not been identified. Look up 'Mohamed Dessouky' in GoogleThis author has not been identified. Look up 'Ashraf Salem' in Google

runs on WebDSL