An efficient decoder architecture for cyclic non-binary LDPC codes - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Yichao Lu, Guifen Tian, Satoshi Goto. An efficient decoder architecture for cyclic non-binary LDPC codes. In IEEE International Symposium on Circuits and Systemss, ISCAS 2014, Melbourne, Victoria, Australia, June 1-5, 2014. pages 397-400, IEEE, 2014. [doi]

This author has not been identified. Look up 'Yichao Lu' in GoogleThis author has not been identified. Look up 'Guifen Tian' in GoogleThis author has not been identified. Look up 'Satoshi Goto' in Google

runs on WebDSL