C-testable design techniques for iterative logic arrays

Shyue-Kung Lu, Jen-Chuan Wang, Cheng-Wen Wu. C-testable design techniques for iterative logic arrays. IEEE Trans. VLSI Syst., 3(1):146-152, 1995. [doi]

Abstract

Abstract is missing.