Minimizing Reversible Circuits in the 2n Scheme Using Two and Three Bits Patterns

Martin Lukac, Maher Hawash, Michitaka Kameyama, Marek A. Perkowski, Pawel Kerntopf. Minimizing Reversible Circuits in the 2n Scheme Using Two and Three Bits Patterns. In 17th Euromicro Conference on Digital System Design, DSD 2014, Verona, Italy, August 27-29, 2014. pages 708-711, IEEE, 2014. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.