Design Methodology for Yield Enhancement of Switched-Capacitor Analog Integrated Circuits

Pei-Wen Luo, Jwu-E Chen, Chin-Long Wey. Design Methodology for Yield Enhancement of Switched-Capacitor Analog Integrated Circuits. IEICE Transactions, 94-A(1):352-361, 2011. [doi]

Authors

Pei-Wen Luo

This author has not been identified. Look up 'Pei-Wen Luo' in Google

Jwu-E Chen

This author has not been identified. Look up 'Jwu-E Chen' in Google

Chin-Long Wey

This author has not been identified. Look up 'Chin-Long Wey' in Google