Parameter optimization of Sallen-Key filters for removing DC voltage and high-order harmonics in PLL outputs while minimizing passband gain variation - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Haibo Luo, Jianqiang Han, Ying Zhang, Weiwei Cao, Ge Shi 0001. Parameter optimization of Sallen-Key filters for removing DC voltage and high-order harmonics in PLL outputs while minimizing passband gain variation. Microelectronics Journal, 171:107121, 2026. [doi]

This author has not been identified. Look up 'Haibo Luo' in GoogleThis author has not been identified. Look up 'Jianqiang Han' in GoogleThis author has not been identified. Look up 'Ying Zhang' in GoogleThis author has not been identified. Look up 'Weiwei Cao' in GoogleThis author has not been identified. Look up 'Ge Shi 0001' in Google

runs on WebDSL