A unified FinFET reliability model including high K gate stack dynamic threshold voltage, hot carrier injection, and negative bias temperature instability

Chenyue Ma, Bo Li, Lining Zhang, Jin He, Xing Zhang, Xinnan Lin, Mansun Chan. A unified FinFET reliability model including high K gate stack dynamic threshold voltage, hot carrier injection, and negative bias temperature instability. In 10th International Symposium on Quality of Electronic Design (ISQED 2009), 16-18 March 2009, San Jose, CA, USA. pages 7-12, IEEE, 2009. [doi]

Authors

Chenyue Ma

This author has not been identified. Look up 'Chenyue Ma' in Google

Bo Li

This author has not been identified. Look up 'Bo Li' in Google

Lining Zhang

This author has not been identified. Look up 'Lining Zhang' in Google

Jin He

This author has not been identified. Look up 'Jin He' in Google

Xing Zhang

This author has not been identified. Look up 'Xing Zhang' in Google

Xinnan Lin

This author has not been identified. Look up 'Xinnan Lin' in Google

Mansun Chan

This author has not been identified. Look up 'Mansun Chan' in Google