A novel delay optimization method for a critical path in VLSI design

Xiaolong Ma, Minshun Wu, Jiangtao Xu, Guican Chen. A novel delay optimization method for a critical path in VLSI design. IEICE Electronic Express, 10(18):20130446, 2013. [doi]

Abstract

Abstract is missing.