High performance low power array multiplier using temporal tiling

Shivaling S. Mahant-Shetti, Poras T. Balsara, Carl Lemonds. High performance low power array multiplier using temporal tiling. IEEE Trans. VLSI Syst., 7(1):121-124, 1999. [doi]

Abstract

Abstract is missing.