Optimizing large multiphase level-clocked circuits

Naresh Maheshwari, Sachin S. Sapatnekar. Optimizing large multiphase level-clocked circuits. IEEE Trans. on CAD of Integrated Circuits and Systems, 18(9):1249-1264, 1999. [doi]

Abstract

Abstract is missing.