Rapid FPGA delay characterization using clock synthesis and sparse sampling

Mehrdad Majzoobi, Eva L. Dyer, Ahmed Elnably, Farinaz Koushanfar. Rapid FPGA delay characterization using clock synthesis and sparse sampling. In Ron Press, Erik H. Volkerink, editors, 2011 IEEE International Test Conference, ITC 2010, Austin, TX, USA, November 2-4, 2010. pages 457-466, IEEE, 2010. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.