Customizing the CVA6 RISC-V Core to Integrate Posit and Quire Instructions - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

David Mallasén, Raul Murillo 0001, Alberto A. Del Barrio, Guillermo Botella, Luis Piñuel, Manuel Prieto-Matías. Customizing the CVA6 RISC-V Core to Integrate Posit and Quire Instructions. In 37th Conference on Design of Circuits and Integrated Systems, DCIS 2022, Pamplona, Spain, November 16-18, 2022. pages 1-6, IEEE, 2022. [doi]

This author has not been identified. Look up 'David Mallasén' in GoogleThis author has not been identified. Look up 'Raul Murillo 0001' in GoogleThis author has not been identified. Look up 'Alberto A. Del Barrio' in GoogleThis author has not been identified. Look up 'Guillermo Botella' in GoogleThis author has not been identified. Look up 'Luis Piñuel' in GoogleThis author has not been identified. Look up 'Manuel Prieto-Matías' in Google

runs on WebDSL