The following publications are possibly variants of this publication:
- PERCIVAL: Deploying Posits and Quire Arithmetic into the CVA6 RISC-V CoreDavid Mallasén, Raul Murillo 0001, Alberto A. Del Barrio, Guillermo Botella, Luis Piñuel, Manuel Prieto-Matías. cf 2023: 375-376 [doi]
- PERCIVAL: Open-Source Posit RISC-V Core With Quire CapabilityDavid Mallasén, Raul Murillo 0001, Alberto A. Del Barrio, Guillermo Botella, Luis Piñuel, Manuel Prieto-Matías. tetc, 10(3):1241-1252, 2022. [doi]
- PERCIVAL: Open-Source Posit RISC-V Core With Quire CapabilityDavid Mallasén, Raul Murillo 0001, Alberto A. Del Barrio, Guillermo Botella, Luis Piñuel, Manuel Prieto-Matías. arith 2022: 66 [doi]
- PERI: A Configurable Posit Enabled RISC-V CoreSugandha Tiwari, Neel Gala, Chester Rebeiro, V. Kamakoti 0001. taco, 18(3), 2021. [doi]
- RISC-V Custom Instructions of Elementary Functions for IoT Endpoint DevicesYuxing Chen, Xinrui Wang, Suwen Song, Lang Feng, Zhongfeng Wang 0001. TC, 73(2):523-535, February 2024. [doi]
- Customized Posit Adders and Multipliers using the FloPoCo Core GeneratorRaul Murillo 0001, Alberto A. Del Barrio, Guillermo Botella. iscas 2020: 1-5 [doi]