FPGA Implementation of Low Power Parallel Multiplier

Sanjiv Kumar Mangal, Raghavendra B. Deshmukh, Rahul M. Badghare, R. M. Patrikar. FPGA Implementation of Low Power Parallel Multiplier. In 20th International Conference on VLSI Design (VLSI Design 2007), Sixth International Conference on Embedded Systems (ICES 2007), 6-10 January 2007, Bangalore, India. pages 115-120, IEEE Computer Society, 2007. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.