Effects of low gate bias annealing in NBT stressed p-channel power VDMOSFETs

I. Manic, D. Dankovic, S. Djoric-Veljkovic, V. Davidovic, S. Golubovic, Ninoslav Stojadinovic. Effects of low gate bias annealing in NBT stressed p-channel power VDMOSFETs. Microelectronics Reliability, 49(9-11):1003-1007, 2009. [doi]

Authors

I. Manic

This author has not been identified. Look up 'I. Manic' in Google

D. Dankovic

This author has not been identified. Look up 'D. Dankovic' in Google

S. Djoric-Veljkovic

This author has not been identified. Look up 'S. Djoric-Veljkovic' in Google

V. Davidovic

This author has not been identified. Look up 'V. Davidovic' in Google

S. Golubovic

This author has not been identified. Look up 'S. Golubovic' in Google

Ninoslav Stojadinovic

This author has not been identified. Look up 'Ninoslav Stojadinovic' in Google