High-Speed Optical Cache Memory as Single-Level Shared Cache in Chip-Multiprocessor Architectures

Pavlos Maniotis, Savvas Gitzenis, Leandros Tassiulas, Nikos Pleros. High-Speed Optical Cache Memory as Single-Level Shared Cache in Chip-Multiprocessor Architectures. In 2015 Workshop on Exploiting Silicon Photonics for Energy-Efficient High Performance Computing, SiPhotonics@HiPEAC 2015, Amsterdam, Netherlands, January 19, 2015. pages 1-8, IEEE, 2015. [doi]

Authors

Pavlos Maniotis

This author has not been identified. Look up 'Pavlos Maniotis' in Google

Savvas Gitzenis

This author has not been identified. Look up 'Savvas Gitzenis' in Google

Leandros Tassiulas

This author has not been identified. Look up 'Leandros Tassiulas' in Google

Nikos Pleros

This author has not been identified. Look up 'Nikos Pleros' in Google