Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Nazanin Mansouri, Ranga Vemuri. Automated Correctness Condition Generation for Formal Verification of Synthesized RTL Designs. Formal Methods in System Design, 16(1):59-91, 2000.
Possibly Related PublicationsThe following publications are possibly variants of this publication: Derving Intermediary RTLs for Verification of Pipelined Synthesized DesignsSuleyman Tosun, Hakduran Koc, Nazanin Mansouri. vlsi 2003: 382 A Methodology for Automated Verification of Synthesized RTL Designs and Its Integration with a High-Level Synthesis ToolNazanin Mansouri, Ranga Vemuri. FMCAD 1998: 204-221 [doi] Formal Verification of Synthesized Analog DesignsAbhijit Ghosh, Ranga Vemuri. iccd 1999: 40-45 [doi]
The following publications are possibly variants of this publication: