Improved logic synthesis for memristive stateful logic using multi-memristor implication - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Felipe S. Marranghello, Vinicius Callegaro, Mayler G. A. Martins, André Inácio Reis, Renato P. Ribas. Improved logic synthesis for memristive stateful logic using multi-memristor implication. In 2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015, Lisbon, Portugal, May 24-27, 2015. pages 181-184, IEEE, 2015. [doi]

This author has not been identified. Look up 'Felipe S. Marranghello' in GoogleThis author has not been identified. Look up 'Vinicius Callegaro' in GoogleThis author has not been identified. Look up 'Mayler G. A. Martins' in GoogleThis author has not been identified. Look up 'André Inácio Reis' in GoogleThis author has not been identified. Look up 'Renato P. Ribas' in Google

runs on WebDSL