Sub-500-ps 64-b ALUs in 0.18-/spl mu/m SOI/bulk CMOS: design and scaling trends

Sanu K. Mathew, Ram K. Krishnamurthy, Mark A. Anders 0001, Rafael Rios, Kaizad R. Mistry, Krishnamurthy Soumyanath. Sub-500-ps 64-b ALUs in 0.18-/spl mu/m SOI/bulk CMOS: design and scaling trends. J. Solid-State Circuits, 36(11):1636-1646, 2001. [doi]

Authors

Sanu K. Mathew

This author has not been identified. Look up 'Sanu K. Mathew' in Google

Ram K. Krishnamurthy

This author has not been identified. Look up 'Ram K. Krishnamurthy' in Google

Mark A. Anders 0001

This author has not been identified. Look up 'Mark A. Anders 0001' in Google

Rafael Rios

This author has not been identified. Look up 'Rafael Rios' in Google

Kaizad R. Mistry

This author has not been identified. Look up 'Kaizad R. Mistry' in Google

Krishnamurthy Soumyanath

This author has not been identified. Look up 'Krishnamurthy Soumyanath' in Google