A high-performance architecture for variable length instructions

Hidekazu Matsumoto, Tadaaki Bandoh, Kotaro Hirasawa, Takeshi Kato. A high-performance architecture for variable length instructions. Systems and Computers in Japan, 16(3):19-28, 1985. [doi]

Abstract

Abstract is missing.