An Arbitrary Digital Power Noise Generator Using 65 nm CMOS Technology

Tetsuro Matsuno, Daisuke Fujimoto, Daisuke Kosaka, Naoyuki Hamanishi, Ken Tanabe, Masazumi Shiochi, Makoto Nagata. An Arbitrary Digital Power Noise Generator Using 65 nm CMOS Technology. IEICE Transactions, 93-C(6):820-826, 2010. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.