A Synthesis Method for Power-Efficient Integrated Optical Logic Circuits Towards Light Speed Processing

Ryosuke Matsuo, Jun Shiomi, Tohru Ishihara, Hidetoshi Onodera, Akihiko Shinya, Masaya Notomi. A Synthesis Method for Power-Efficient Integrated Optical Logic Circuits Towards Light Speed Processing. In 2020 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2020, Limassol, Cyprus, July 6-8, 2020. pages 488-493, IEEE, 2020. [doi]

Authors

Ryosuke Matsuo

This author has not been identified. Look up 'Ryosuke Matsuo' in Google

Jun Shiomi

This author has not been identified. Look up 'Jun Shiomi' in Google

Tohru Ishihara

This author has not been identified. Look up 'Tohru Ishihara' in Google

Hidetoshi Onodera

This author has not been identified. Look up 'Hidetoshi Onodera' in Google

Akihiko Shinya

This author has not been identified. Look up 'Akihiko Shinya' in Google

Masaya Notomi

This author has not been identified. Look up 'Masaya Notomi' in Google