Peter M. Maurer. Efficient Simulation for Hierarchical and Partitioned Circuits. In 12th International Conference on VLSI Design (VLSI Design 1999), 10-13 January 1999, Goa, India. pages 236-241, IEEE Computer Society, 1999. [doi]
Abstract is missing.