Area and Power Modeling for Networks-on-Chip with Layout Awareness

Paolo Meloni, Igor Loi, Federico Angiolini, Salvatore Carta, Massimo Barbaro, Luigi Raffo, Luca Benini. Area and Power Modeling for Networks-on-Chip with Layout Awareness. VLSI Design, 2007, 2007. [doi]

Abstract

Abstract is missing.