A Minimalist Approach to VHDL Logic Modeling

Paul J. Menchini. A Minimalist Approach to VHDL Logic Modeling. IEEE Design & Test of Computers, 7(3):12-23, 1990. [doi]

Abstract

Abstract is missing.