2 SPDT switch with 3.3dB loss and 23.7dB isolation in 65nm bulk CMOS

Fanyi Meng, Kaixue Ma, Kiat Seng Yeo. 2 SPDT switch with 3.3dB loss and 23.7dB isolation in 65nm bulk CMOS. In 2015 IEEE International Solid-State Circuits Conference, ISSCC 2015, Digest of Technical Papers, San Francisco, CA, USA, February 22-26, 2015. pages 1-3, IEEE, 2015. [doi]

Authors

Fanyi Meng

This author has not been identified. Look up 'Fanyi Meng' in Google

Kaixue Ma

This author has not been identified. Look up 'Kaixue Ma' in Google

Kiat Seng Yeo

This author has not been identified. Look up 'Kiat Seng Yeo' in Google