Critical Path Delay Reduction in FPGAs with Unbalanced Lookup Times

Jason Meyer, Fatih Kocan, Daniel G. Saab. Critical Path Delay Reduction in FPGAs with Unbalanced Lookup Times. In Toomas P. Plaks, editor, Proceedings of the 2007 International Conference on Engineering of Reconfigurable Systems & Algorithms, ERSA 2007, Las Vegas, Nevada, USA, June 25-28, 2007. pages 182-190, CSREA Press, 2007.

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.