Parallel-pipelined architecture for 2-D ICT VLSI implementation

Juan A. Michell, Gustavo A. Ruiz, Angel M. Buron. Parallel-pipelined architecture for 2-D ICT VLSI implementation. In ICIP (3). pages 89-92, 2003.

No reviews for this publication, yet.