A low voltage CMOS analog multiplier with high linearity

Amir H. Miremadi, Ahmad Ayatollahi, Adib Abrishamifar, Alireza Siadatan. A low voltage CMOS analog multiplier with high linearity. In 19th European Conference on Circuit Theory and Design, ECCTD 2009, Antalya, Turkey, August 23-27, 2009. pages 257-262, IEEE, 2009. [doi]

Abstract

Abstract is missing.