An output structure for a bi-modal 6.4-Gbps GDDR5 and 2.4-Gbps DDR3 compatible memory interface

Navin K. Mishra, Manish Jain, Phuong Le, Sanku Mukherjee, Arul Sendhil, Amir Amirkhany. An output structure for a bi-modal 6.4-Gbps GDDR5 and 2.4-Gbps DDR3 compatible memory interface. In Rakesh Patel, Tom Andre, Aurangzeb Khan, editors, 2011 IEEE Custom Integrated Circuits Conference, CICC 2011, San Jose, CA, USA, Sept. 19-21, 2011. pages 1-4, IEEE, 2011. [doi]

Authors

Navin K. Mishra

This author has not been identified. Look up 'Navin K. Mishra' in Google

Manish Jain

This author has not been identified. Look up 'Manish Jain' in Google

Phuong Le

This author has not been identified. Look up 'Phuong Le' in Google

Sanku Mukherjee

This author has not been identified. Look up 'Sanku Mukherjee' in Google

Arul Sendhil

This author has not been identified. Look up 'Arul Sendhil' in Google

Amir Amirkhany

This author has not been identified. Look up 'Amir Amirkhany' in Google