Compact Modeling for Power Efficient Circuit Design

Mitiko Miura-Mattausch, Hideyuki Kikuchihara, T. Kajiwara, Yuta Tanimoto, Atsushi Saito, Takahiro Iizuka, D. Navarro, Hans Jürgen Mattausch. Compact Modeling for Power Efficient Circuit Design. In 48th European Solid-State Device Research Conference, ESSDERC 2018, Dresden, Germany, September 3-6, 2018. pages 234-237, IEEE, 2018. [doi]

Authors

Mitiko Miura-Mattausch

This author has not been identified. Look up 'Mitiko Miura-Mattausch' in Google

Hideyuki Kikuchihara

This author has not been identified. Look up 'Hideyuki Kikuchihara' in Google

T. Kajiwara

This author has not been identified. Look up 'T. Kajiwara' in Google

Yuta Tanimoto

This author has not been identified. Look up 'Yuta Tanimoto' in Google

Atsushi Saito

This author has not been identified. Look up 'Atsushi Saito' in Google

Takahiro Iizuka

This author has not been identified. Look up 'Takahiro Iizuka' in Google

D. Navarro

This author has not been identified. Look up 'D. Navarro' in Google

Hans Jürgen Mattausch

This author has not been identified. Look up 'Hans Jürgen Mattausch' in Google