Design methodology of high performance microprocessor using ultra-low threshold voltage CMOS

Tamotsu Miyake, Takeo Yamashita, Norikatsu Asari, Hideki Sekisaka, Tom Sakai, Kazuhiro Matsuura, Atsushi Wakahara, Hideyuki Takahashi, Tom Hiyama, Kazuhisa Miyamoto, Kazutaka Mori. Design methodology of high performance microprocessor using ultra-low threshold voltage CMOS. In Proceedings of the IEEE 2001 Custom Integrated Circuits Conference, CICC 2001, San Diego, CA, USA, May 6-9, 2001. pages 275-278, IEEE, 2001. [doi]

Authors

Tamotsu Miyake

This author has not been identified. Look up 'Tamotsu Miyake' in Google

Takeo Yamashita

This author has not been identified. Look up 'Takeo Yamashita' in Google

Norikatsu Asari

This author has not been identified. Look up 'Norikatsu Asari' in Google

Hideki Sekisaka

This author has not been identified. Look up 'Hideki Sekisaka' in Google

Tom Sakai

This author has not been identified. Look up 'Tom Sakai' in Google

Kazuhiro Matsuura

This author has not been identified. Look up 'Kazuhiro Matsuura' in Google

Atsushi Wakahara

This author has not been identified. Look up 'Atsushi Wakahara' in Google

Hideyuki Takahashi

This author has not been identified. Look up 'Hideyuki Takahashi' in Google

Tom Hiyama

This author has not been identified. Look up 'Tom Hiyama' in Google

Kazuhisa Miyamoto

This author has not been identified. Look up 'Kazuhisa Miyamoto' in Google

Kazutaka Mori

This author has not been identified. Look up 'Kazutaka Mori' in Google