Highly Energy-Efficient SRAM With Hierarchical Bit Line Charge-Sharing Method Using Non-Selected Bit Line Charges

Shinji Miyano, Shinichi Moriwaki, Yasue Yamamoto, Atsushi Kawasumi, Toshikazu Suzuki, Takayasu Sakurai, Hirofumi Shinohara. Highly Energy-Efficient SRAM With Hierarchical Bit Line Charge-Sharing Method Using Non-Selected Bit Line Charges. J. Solid-State Circuits, 48(4):924-931, 2013. [doi]

Authors

Shinji Miyano

This author has not been identified. Look up 'Shinji Miyano' in Google

Shinichi Moriwaki

This author has not been identified. Look up 'Shinichi Moriwaki' in Google

Yasue Yamamoto

This author has not been identified. Look up 'Yasue Yamamoto' in Google

Atsushi Kawasumi

This author has not been identified. Look up 'Atsushi Kawasumi' in Google

Toshikazu Suzuki

This author has not been identified. Look up 'Toshikazu Suzuki' in Google

Takayasu Sakurai

This author has not been identified. Look up 'Takayasu Sakurai' in Google

Hirofumi Shinohara

This author has not been identified. Look up 'Hirofumi Shinohara' in Google