An 18-μA standby current 1.8-V, 200-MHz microprocessor with self-substrate-biased data-retention mode

Hiroyuki Mizuno, Koichiro Ishibashi, Takanori Shimura, Toshihiro Hattori, Susumu Narita, Kenji Shiozawa, Shuji Ikeda, Kunio Uchiyama. An 18-μA standby current 1.8-V, 200-MHz microprocessor with self-substrate-biased data-retention mode. J. Solid-State Circuits, 34(11):1492-1500, 1999. [doi]

Authors

Hiroyuki Mizuno

This author has not been identified. Look up 'Hiroyuki Mizuno' in Google

Koichiro Ishibashi

This author has not been identified. Look up 'Koichiro Ishibashi' in Google

Takanori Shimura

This author has not been identified. Look up 'Takanori Shimura' in Google

Toshihiro Hattori

This author has not been identified. Look up 'Toshihiro Hattori' in Google

Susumu Narita

This author has not been identified. Look up 'Susumu Narita' in Google

Kenji Shiozawa

This author has not been identified. Look up 'Kenji Shiozawa' in Google

Shuji Ikeda

This author has not been identified. Look up 'Shuji Ikeda' in Google

Kunio Uchiyama

This author has not been identified. Look up 'Kunio Uchiyama' in Google