Driving source-line cell architecture for sub-1-V high-speed low-power applications

Hiroyuki Mizuno, Takahiro Nagano. Driving source-line cell architecture for sub-1-V high-speed low-power applications. J. Solid-State Circuits, 31(4):552-557, 1996. [doi]

Abstract

Abstract is missing.