VLSI architecture and chip for combined invisible robust and fragile watermarking

Saraju P. Mohanty, Elias Kougianos, Nagarajan Ranganathan. VLSI architecture and chip for combined invisible robust and fragile watermarking. IET Computers & Digital Techniques, 1(5):600-611, 2007. [doi]

Abstract

Abstract is missing.