Concurrent systolic architecture for high-throughput implementation of 3-dimensional discrete wavelet transform

Basant K. Mohanty, Pramod Kumar Meher. Concurrent systolic architecture for high-throughput implementation of 3-dimensional discrete wavelet transform. In 19th IEEE International Conference on Application-Specific Systems, Architectures and Processors, ASAP 2008, July 2-4, 2008 Leuven, Belgium. pages 162-166, IEEE Computer Society, 2008. [doi]

Authors

Basant K. Mohanty

This author has not been identified. Look up 'Basant K. Mohanty' in Google

Pramod Kumar Meher

This author has not been identified. Look up 'Pramod Kumar Meher' in Google