A real-time digital VCR encode/decode and MPEG-2 decode LSI implemented on a dual-issue RISC processor - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Atsushi Mohri, Akira Yamada 0005, Y. Yoshida, Hisakazu Sato, Hidehiro Takata, K. Nakakimura, M. Hashizume, Y. Shimotsuma, K. Tsuchihashi. A real-time digital VCR encode/decode and MPEG-2 decode LSI implemented on a dual-issue RISC processor. J. Solid-State Circuits, 34(7):992-1000, 1999. [doi]

This author has not been identified. Look up 'Atsushi Mohri' in GoogleThis author has not been identified. Look up 'Akira Yamada 0005' in GoogleThis author has not been identified. Look up 'Y. Yoshida' in GoogleThis author has not been identified. Look up 'Hisakazu Sato' in GoogleThis author has not been identified. Look up 'Hidehiro Takata' in GoogleThis author has not been identified. Look up 'K. Nakakimura' in GoogleThis author has not been identified. Look up 'M. Hashizume' in GoogleThis author has not been identified. Look up 'Y. Shimotsuma' in GoogleThis author has not been identified. Look up 'K. Tsuchihashi' in Google

runs on WebDSL