Javaneh Mohseni, Chenyun Pan, Azad Naeemi. Performance modeling and optimization for on-chip interconnects in 3D memory arrays. In 17th International Symposium on Quality Electronic Design, ISQED 2016, Santa Clara, CA, USA, March 15-16, 2016. pages 252-257, IEEE, 2016. [doi]
Abstract is missing.