Sequential logic optimization for low power using input-disabling precomputation architectures - researchr publication

researchr

You are not signed in
Sign in
Sign up

José C. Monteiro, Srinivas Devadas, Abhijit Ghosh. Sequential logic optimization for low power using input-disabling precomputation architectures. IEEE Trans. on CAD of Integrated Circuits and Systems, 17(3):279-284, 1998. [doi]

Abstract is missing.

runs on WebDSL