A Compact Layout Technique for Reducing Switching Current Effects in High Speed Circuits

Juan A. Montiel-Nelson, V. de Armas, Roberto Sarmiento, Antonio Núñez. A Compact Layout Technique for Reducing Switching Current Effects in High Speed Circuits. In 2nd International Symposium on Quality of Electronic Design (ISQED 2001), 26-28 March 2001, San Jose, CA, USA. pages 223, IEEE Computer Society, 2001. [doi]

Authors

Juan A. Montiel-Nelson

This author has not been identified. Look up 'Juan A. Montiel-Nelson' in Google

V. de Armas

This author has not been identified. Look up 'V. de Armas' in Google

Roberto Sarmiento

This author has not been identified. Look up 'Roberto Sarmiento' in Google

Antonio Núñez

This author has not been identified. Look up 'Antonio Núñez' in Google