A review of fault-tolerant techniques for the enhancement of integrated circuit yield

Will R. Moore. A review of fault-tolerant techniques for the enhancement of integrated circuit yield. Proceedings of the IEEE, 74(5):684-698, 1986. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.