Logic Gates as Repeaters (LGR) for Timing Optimization of SoC Interconnects - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Arkadiy Morgenshtein, Michael Moreinis, Israel A. Wagner, Avinoam Kolodny. Logic Gates as Repeaters (LGR) for Timing Optimization of SoC Interconnects. In Manfred Glesner, Ricardo Augusto da Luz Reis, Hans Eveking, Vincent John Mooney III, Leandro Soares Indrusiak, Peter Zipf, editors, IFIP VLSI-SoC 2003, IFIP WG 10.5 International Conference on Very Large Scale Integration of System-on-Chip, Darmstadt, Germany, 1-3 December 2003. pages 99-104, Technische Universität Darmstadt, Insitute of Microelectronic Systems, 2003.

This author has not been identified. Look up 'Arkadiy Morgenshtein' in GoogleThis author has not been identified. Look up 'Michael Moreinis' in GoogleThis author has not been identified. Look up 'Israel A. Wagner' in GoogleThis author has not been identified. Look up 'Avinoam Kolodny' in Google

runs on WebDSL