A 10-Gbps full-AES crypto design with a twisted BDD S-Box architecture

Sumio Morioka, Akashi Satoh. A 10-Gbps full-AES crypto design with a twisted BDD S-Box architecture. IEEE Trans. VLSI Syst., 12(7):686-691, 2004. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.