Real-time FPGA rectification implementation combined with stereo camera

Junwon Mun, Jaeseok Kim. Real-time FPGA rectification implementation combined with stereo camera. In International Symposium on Consumer Electronics, ISCE 2015, Madrid, Spain, June 24-26, 2015. pages 1-2, IEEE, 2015. [doi]

Abstract

Abstract is missing.