Design and implementation of low power and high speed multiplier using quaternary carry look-ahead adder

V. Muralidharan, N. Sathish Kumar. Design and implementation of low power and high speed multiplier using quaternary carry look-ahead adder. Microprocessors and Microsystems, 75:103054, 2020. [doi]

Abstract

Abstract is missing.