Praveen K. Murthy, Sreeranga P. Rajan, Koichiro Takayama. High level hardware validation using hierarchical message sequence charts. In Ninth IEEE International High-Level Design Validation and Test Workshop 2004, Sonoma Valley, CA, USA, November 10-12, 2004. pages 167-172, IEEE Computer Society, 2004. [doi]
Abstract is missing.